

Accurate Analysis of SET effects on Flash-based FPGA System-on-a-Chip for Astrophysical Applications

Sarah Azimi

Boyang Du

Raoul Grimoldi

David Merodio Codinachs

Luca Fossati

Luca Sterpone




Outline

2

- SET effects on Flash-based FPGAs
- Single Event Transient Analysis (SETA) tool
 - Analysis
 - Mitigation
 - Experimental results
- Conclusions and future activities

SET effect


3



SET effect

4

Radiation particles:
Heavy ions, neutrons,
protons



Solar Energetic Particles
(Solar Particle Events or
Coronal Mass Ejections)


Galactic Cosmic Rays

SET effect

5

- A Single Event Transient (SET) is generated by the injection of charge collection
 - A charged particle crosses a junction area
 - It generates an amount of current, provoking a “glitch”
 - SET can be indistinguishable from normal signal and exist for notable distances



SET width
SET amplitude
Rise $\Delta V/\Delta T$
Fall $\Delta V/\Delta T$



SET effect

6



Generation of the radiation-induced phenomena



SET effect

7



Generation of the radiation-induced phenomena



SET effect

8

- Analysis and mitigation of the SEEs on Flash-based FPGAs
 - Type and radiation incidence angle
 - LET
 - Technology




Circuits on Flash-based FPGAs

9

0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0

Flash configuration
memory




FPGA array

Circuits on Flash-based FPGAs

10

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0

Flash configuration
memory




FPGA array

SET scenario

11

- Considering a place and route design on FPGA
 - Fixed logic cells
 - Defined number of routing segments


Source of SET



SET scenario

12


- Considering a place and route design on FPGA
 - Fixed logic cells
 - Defined number of routing segments



SET scenario

13

- Considering a place and route design on FPGA
 - Fixed logic cells
 - Defined number of routing segments



SET Propagation through gates

14


Fist Region: If $(\tau_n < k*tp)$ then $\tau_{n+1} = 0$

[Wirth et al, NSREC 2008]

Second Region: If $(\tau_n > (k+3)*tp)$ then $\tau_{n+1} = \tau_n + \Delta tp$

Third Region: If $((k+1)*tp < \tau_n < (k+3)*tp)$ then $\tau_{n+1} = (\tau_n^2 - tp^2) / \tau_n + \Delta tp$

Fourth Region: If $(k*tp < \tau_n < (k+1)*tp)$ then $\tau_{n+1} = (k+1)*tp(1 - e^{-(\tau_n / tp)}) + \Delta tp$



For a 1→0→1 transition Δtp is defined as:

$$\Delta tp = tp_{HL} - tp_{LH}$$

For a 0→1→0 transition Δtp is defined as:

$$\Delta tp = tp_{LH} - tp_{HL}$$

Source of SET
Propagation through gates
Propagation through routing
SET classification on FFs or IOs

SET Propagation through gates

15


Fist Region: If $(\tau_n < k*tp)$ then $\tau_{n+1} = 0$

[Wirth et al, NSREC 2008]

Second Region: If $(\tau_n > (k+3)*tp)$ then $\tau_{n+1} = \tau_n + \Delta tp$

Third Region: If $((k+1)*tp < \tau_n < (k+3)*tp)$ then $\tau_{n+1} = (\tau_n^2 - tp^2) / \tau_n + \Delta tp$

Fourth Region: If $(k*tp < \tau_n < (k+1)*tp)$ then $\tau_{n+1} = (k+1)*tp(1 - e^{-(\tau_n / tp)}) + \Delta tp$



For a 1→0→1 transition Δtp is defined as:

$$\Delta tp = tp_{HL} - tp_{LH}$$

For a 0→1→0 transition Δtp is defined as:

$$\Delta tp = tp_{LH} - tp_{HL}$$


Source of SET

- ✓ Propagation through gates
- Propagation through routing
- SET classification on FFs or IOs

SET Propagation through routing

16

[Sterpone et al, RADECS 2014]



Gate to Gate Broadening Coefficients

Gate to Gate	Broadening [ns]
FFA – G1	-0.128
G1 – G2	0.458
G2 – G4	0.070
G2 – G3	-0.090
G3 – G6	0.480
G6 – G7	0.092
G7 - FFC	0.140
G4 – G5	-0.094
G5 - FFB	0.130

FFs maximal broadening pulses

Flip-Flop	Maximal Pulse [ns]
FFB	0.436
FFC	0.952


Source of SET

- ✓ Propagation through gates
- Propagation through routing
- SET classification on FFs or IOs

SET Propagation through routing

17

[Sterpone et al, RADECS 2014]



**Propagation Induced
Pulse Broadening**

Gate to Gate Broadening Coefficients

Gate to Gate	Broadening [ns]
FFA – G1	-0.128
G1 – G2	0.458
G2 – G4	0.070
G2 – G3	-0.090
G3 – G6	0.480
G6 – G7	0.092
G7 - FFC	0.140
G4 – G5	-0.094
G5 - FFB	0.130

FFs maximal broadening pulses

Flip-Flop	Maximal Pulse [ns]
FFB	0.436
FFC	0.952


Source of SET

- ✓ Propagation through gates
- Propagation through routing
- SET classification on FFs or IOs

SET Propagation through routing

18

[Sterpone et al, RADECS 2014]



Propagation Induced
Pulse Broadening

Gate to Gate
Characterization

Gate to Gate Broadening Coefficients

Gate to Gate	Broadening [ns]
FF _A – G1	-0.128
G1 – G2	0.458
G2 – G4	0.070
G2 – G3	-0.090
G3 – G6	0.480
G6 – G7	0.092
G7 - FF _C	0.140
G4 – G5	-0.094
G5 - FF _B	0.130

FFs maximal broadening pulses

Flip-Flop	Maximal Pulse [ns]
FF _B	0.436
FF _C	0.952


Source of SET

- ✓ Propagation through gates
- Propagation through routing
- SET classification on FFs or IOs

SET Propagation through routing

19

[Sterpone et al, RADECS 2014]



Propagation Induced Pulse Broadening

Gate to Gate Characterization

Gate to Gate Broadening Coefficients

Gate to Gate	Broadening [ns]
FF _A – G1	-0.128
G1 – G2	0.458
G2 – G4	0.070
G2 – G3	-0.090
G3 – G6	0.480
G6 – G7	0.092
G7 - FF _C	0.140
G4 – G5	-0.094
G5 - FF _B	0.130

FFs maximal broadening pulses

Flip-Flop	Maximal Pulse [ns]
FF _B	0.436
FF _C	0.952


Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- SET classification on FFs or IOs

SET classification on FFs and IOs

20

- A tool has been developed:
 - Single Event Transient Analyzer (SETA)





Source of SET

- ✓ Propagation through gates
 - ✓ Propagation through routing
- SET classification on FFs or IOs**

SETA tool

21





Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- SET classification on FFs or IOs

SETA tool

22





Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- SET classification on FFs or IOs

SETA tool

23





Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- SET classification on FFs or IOs

SETA tool

24





Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- SET classification on FFs or IOs

SETA tool

25





Source of SET

- ✓ Propagation through gates
 - ✓ Propagation through routing
- SET classification on FFs or IOs**

SETA tool

26





Propagation is performed up to “terminal” nodes (IOs / FFs)

Source of SET

- ✓ Propagation through gates
 - ✓ Propagation through routing
- SET classification on FFs or IOs**

SETA tool

27





Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- SET classification on FFs or IOs

SETA tool

28



Source of SET

- ✓ Propagation through gates
- ✓ Propagation through routing
- ✓ SET classification on FFs or IOs


SET classification on FFs and IOs

29

- The classification identifies the number of SET:
 - Totally filtered
 - Partially filtered
 - Equally propagated
 - Broadened

SETA results – EUCLID project


30



SETA results – EUCLID project

31


- ❑ Analysis of the integral fluency expected for the duration of the mission: expected EUCLID duration is 6.25 years
 - ❑ Linear Energy Transfer distribution calculated using CREME96



Resource	SET Normalized cross-section
Routing Segment	1.31E-10
VersaTile	2.60E-08


SETA results – EUCLID project

32



SETA results – EUCLID project

33



Total number of analyzed SET


Type of SET per injected pulse

SET: mitigation

[Sterpone and Du, IEEE ETS 2014]

34

- Selective guard gate (GG) mapper
 - Inserting a GG logic structure in the input of the selected FF




SET: mitigation solution 1

[Sterpone and Du, IEEE ETS 2014]

35

- Selective guard gate (GG) mapper
 - Inserting a GG logic structure in the input of the selected FF

Filtering estimated on
the basis of the SETA
report




SET: mitigation solution 2

[Sterpone and Du, IEEE ETS 2014]

36

- Accurate placement acting on the critical paths
 - Distance between gates is modified in order to maximize the electrical filtering effect




SET: mitigation solution 2

[Sterpone and Du, IEEE ETS 2014]

37

- Accurate placement acting on the critical paths
 - Distance between gates is modified in order to maximize the electrical filtering effect




SET: mitigation solution 2

[Sterpone and Du, IEEE ETS 2014]


38

- Accurate placement acting on the critical paths
 - Distance between gates is modified in order to maximize the electrical filtering effect




SET: mitigation results

39




SET: mitigation results

40



SET: mitigation results

41



SET: mitigation radiation test results

42

- Heavy ions test performed at the Cyclotron of the Université Catholique de Louvain (UCL)
 - Krypton ion with a fluence of $3.04E8$ (particles)
 - Average flux $1E4$ (particles/sec)
 - RISC working frequency of 20MHz on ProASIC3 A3P250

RISC processor version	SEE Cross-section [MeV cm ² /mg]
Unhardened	1.45E-9
Full TMR + GG	6.37E-10
Our Approach	3.12E-12

SET: in conclusion...

43

- SETA tools are available
 - Effective analysis of SET propagation
 - Effective overall SET mitigation

SET: in conclusion...

44

- SETA tools are available
 - Effective analysis of SET propagation
 - Effective overall SET mitigation



SET: in conclusion...

45

- SETA tools are available
 - Effective analysis of SET propagation
 - Effective overall SET mitigation



SET: in conclusion...

46

- SETA tools are available
 - Effective analysis of SET propagation
 - Effective overall SET mitigation



X Source of SET

✓ Propagation through gates


✓ Propagation through routing

✓ SET classification on FFs or IOs

Physical Design Description

47


- The circuit is modeled as a graph
 - Cell functionality
 - Routing model



SET generation phenomena

48

- Particle hitting a sensitive node
 - **Generate a SET pulse**
 - Propagates through the logic




SET generation phenomena

49

- SET generation is related to
 - Linear Energy Transfer (LET)
 - VersaTile architecture
 - Technology

[Azimi, Du, Sterpone, Micro Rel, 2015]
[Azimi and Sterpone, IEEE DDECS 2016]




Why SET generation ?

50

- The type of source SET is mandatory to understand the exact type of propagation
 - Mitigation GG insertion is related to SET length
- It is necessary to establish the absolute SET count
 - Calculation of the realistic IOs/FFs error rate for the whole space mission duration


Why SET generation ?

51



Identification of source SET length

52




Effective source SET
designer must care

Identification of effective SET counts

53

Combinational Path - Single Event Transient sensitivity



Effective SET counts

Effective source SET
designer must care

Thank you!

54

□ luca.sterpone@polito.it