

# Sanitas product 1q 2016

## Architecture & Features

Sandro Pastore

MAY 2016





**Sanitas** *EQ*  
DIGITAL SYSTEMS, RESEARCH AND INNOVATION





# Sanitas EG: INAF spin off

- Research
  - Radiation effects on FPGA devices
- Industrial
  - Vision
  - Motor control
- Imaging
  - Surveillance camera & Industrial camera
  - FPGA analytics
  - Hi performance sensor
- Space and avionics
  - DO 254 development flow
  - FPGA based CPU board
  - Fault injection system
- Telecommunications
  - Ethernet QOS IP cores
- Production
  - Test and qualification process



# Sanitas Expertize

- Complex system design
  - Data driven
  - Hardware/software co-design
  - Design for testability
  - Qualified design (space, avionics)
- HI End hardware development
  - Multi gigabit serial interface
  - High Performance Analog interfaces
  - FULL SPEED DDR memory interfaces
- FPGA experiences, Xilinx and Lattice tool chains



# Some success stories:

- ▶ SKA radiotelescope digitalizer, 32 GByte/sec, 40G Ethernet




- ▶ 10 GBit FPGA Ethernet Board for QoS and IDS




- ▶ CCD camera for industrial applications



- ▶ System for SEU fault emulation in SRAM FPGAs (INAF, ESA)



- ▶ METEOSAT - ESA satellite



- ▶ FPGA based industrial cameras



- ▶ HI REL SBC with 1GHz PPC for space application (ESA, Thales)



# Sanitas portfolio

- NEW Hardware

- High performance data acquisition, Xilinx Ultrascale

- SKA Tile Processor analog acquisition board


- NEW ECP5 camera platforms:

- Inventami, SinC, SincGrab

All internally developed

- Intellectual Propriety

- FPGA IP cores (Video Pipeline, DDR multiport, UDP video streamer, video motion, encryption IP core, various bus interfaces)




# CAMERA PLATFORMS


# New Sanitas 2015 ECP5 Bard



**SInC**



**SInGrab**




  
**Inventami**

**IP &  
Driver**

Thinking for rapid prototyping and production of High End application

# Sensor board: standardized IF










# SInC Industria Camera

- ✓ CMOSIS CMV4000 / CMV2000 Rev3
- ✓ CMOS 2 MP or 4 MP sensor with electronic global shutter
- ✓ Colour, monochrome or NIR CMOS
- ✓ sensor with 1" optical format
- ✓ Resolution of 2048 x 2048 using 5.5x5.5  $\mu\text{m}^2$  pixels
- ✓ 30 fps at full resolution (4 MP)
- ✓ 1000BASE-T Ethernet IF
- ✓ 45 x 45 x 37 mm with 8 mounting points
- ✓ 8 configurable GPIOs
- ✓ 256 MB DDR3 frame buffer (up 1 GB)
- ✓ Region Of Interest (ROI)
- ✓ Version with 5Mpixel APTINA





INVENTAMI

# SINGLE BOARD COMPUTER

[WWW.INVENTAMI.COM](http://WWW.INVENTAMI.COM)



# Inventami Extends i.MX6 capabilities

## i.MX6 provides high-end features:


- Dual ARM Cortex A9 Core
- HW Graphics accelerators
- 1080p30 Enc/Dec Video Codecs
- ASRC Audio
- Image Processing Unit
- Display&Camera Interfaces
- Connectivity
- System Control
- Power Management
- ROM&RAM Internal Memories
- Security Control

+

## INVENTAMI makes the difference:

- 4 HIGH-speed I/O interfaces
- 512 MByte dedicated DDR3-800
- FPGA 85K logic resources for hardware acceleration
- Additional Gigabit Ethernet (full bandwidth)
- 3 HIGH-speed interfaces to i.MX6

# Inventami Block Diagram



HIGH-speed I/O  
x4 3.2 Gbps

32bit@400MHz

2.4Gbps


16bit  
240MHz

16bit  
133MHz


85K logic resources




Full bandwidth

# Four Channel concept on Inventami



# SInGrab Board







# ITPM: SIGNAL PROCESSING BOARD FOR SKA



# iTPM Technologies




# Acquisition and processing architecture



FPGA USAGE:	JESD RX	INT BUS	DDR	40G Eth
	16 GByte/s	5.0 GByte/s	16 GByte/s	5.0 GByte/s

# FPGA Xilinx Ultrascale U40, 20 nm

Part Number	XCKU040	XCKU060	XCKU075
Logic Cells	424,200	580,440	756,000
CLB Flip-Flops	484,800	663,360	864,000
CLB LUTs	242,400	331,680	432,000
Maximum Distributed RAM (Kb)	7,050	9,180	7,290
Block RAM/FIFO w/ECC (36 Kb each)	600	1,080	1,188
Block RAM/FIFO (18 Kb each)	1,200	2,160	2,376
Total Block RAM (Mb)	21.1	38.0	41.8
DSP Slices	1,920	2,760	2,592



28nm: Long life with optimal price/performance/watt and SoC integrations

Open for business!

20nm: Complements 28nm for new high-performance architectures

16nm: Complements 20nm with FinFET, multiprocessing, memory

## Serial Transceivers:

XCKU040 **20**

GTH = 16.3 Gb/s

Production  
1q 2015

## Block RAM Capacity (Mb):

XCKU040	<b>21</b>
XCKU060	<b>38</b>
XCKU075	<b>42</b>

## DSP Slice Count


XCKU040	<b>1920</b>
XCKU060	<b>2760</b>
XCKU075	<b>2592</b>

Speed grade	-1	-2	-3
F <sub>MAX</sub> [MHz]	594	661	741
Max GMAC/s	6558	7297	8181

Speed grade	-1	-2	-3
True dual-port Block RAM F <sub>MAX</sub> [MHz]	525	585	660




# Data synchronization JESD204B, sub1





# ITPM Management

- Cortex M4 CPU (ADSP-CM407BSWZ-AF)
  - Internal RAM (312 KB) & FLASH (2 MB)
  - Ethernet IF with CPLD
- Management CPLD
  - Ethernet switch and UDP-RMP core
  - FPGA Select MAP IF
  - CPU Local BUS IF
  - CONTROL & STATUS REGS (GPIOs)
  - SPI IF
  - I2C IF
  - FPGAs Local bus




# Layout topics



# ITPM RF PERFORMANCE



# ADU Board Test Setup



# Measurement Summary

**Fs: 800 MSPS --- BW: 50 – 375 MHz**


ADC Performance Parameters	ADU Board#1 (with ADA)	ADU Board#2 (without ADA)
Signal to Noise Ratio referenced to Full Scale [dBFS]	≥ 49.19	≥ <b>49.33</b>
Gain Flatness [dBFS]	≤ ±0.3573	≤ ± <b>0.343</b>
2 <sup>nd</sup> -order Harmonic Distortion [dBc]	≤ -67.24	≤ <b>-67.74</b>
3 <sup>rd</sup> -order Harmonic Distortion [dBc]	≤ -66.53	≤ <b>-68.56</b>
Worst Other Spur [dBc]	≤ <b>-67.03</b>	≤ -66.83
Spurious Free Dynamic Range [dBc]	≥ 66.53	≥ <b>66.83</b>
ENOB [bits]	≥ 7.876	≥ <b>7.896</b>
Cross-Talk [dBc]	≤ <b>-65.69</b>	≤ -61
IP3 [dB] (F1=184.7 MHz; F2=187.5 MHz)	29.55	<b>32.2</b>
IP2 [dB] (F1=184.7 MHz; F2=187.5 MHz)	66.3	<b>77.5</b>

**Fs: 700 MSPS --- BW: 375 – 650 MHz**



ADC Performance Parameters	ADU Board#1 (with ADA)	ADU Board#2 (without ADA)
Signal to Noise Ratio referenced to Full Scale [dBFS]	≥ 48.88	≥ <b>49.32</b>
Gain Flatness [dBFS]	≤ ± <b>0.6252</b>	≤ ±1.356
2 <sup>nd</sup> -order Harmonic Distortion [dBc]	≤ <b>-65.77</b>	≤ -59.9
3 <sup>rd</sup> -order Harmonic Distortion [dBc]	≤ -60.78	≤ <b>-65.64</b>
Worst Other Spur [dBc]	≤ <b>-64.16</b>	≤ -63.23
Spurious Free Dynamic Range [dBc]	≥ <b>60.78</b>	≥ 59.9
ENOB [bits]	≥ 7.788	≥ <b>7.886</b>
Cross-Talk [dBc]	≤ <b>-70.58</b>	≤ -70.39
IP3 [dB] (F1=500.1 MHz; F2=503.2 MHz)	<b>26</b>	24.4
IP2 [dB] (F1=500.1 MHz; F2=503.2 MHz)	<b>64</b>	58.3

**NOTE: all values are based on WORST CASE**


# Spurious Free Dynamic Range




50-375 MHz





375-650




# Effective Number of Bit



50-375 MHz




375-650 MHz




# Cross-Talk Measurement

BANDWIDTH: 50-375 MHz, signal injected in Input 4, no heat sink shielding  
**WORST CASE**

Board1 (ADA) --- Cross-Talks Input 4 with signal in other inputs



Board 2 (NO ADA) --- Cross-Talks Input 4 with signal in other inputs



END

[www.sanitaseg.it](http://www.sanitaseg.it)

mail: [info@sanitaseg.it](mailto:info@sanitaseg.it)

Thanks!